版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡介
1、DesignSimulationofLEDClockCircuitBasedonProteusAbstract:BasedontheProteussimulationsoftwarethecircuitsofMCVcontrollingLEDclockhavebeendesigned.Thecircuitsincludefourparts:Hardwaredesignsoftwareprogrammingsoftwaresimulati
2、onphysicaldisplay.EventuallythroughtheProteussoftwaresimulationphysicaldisplayprovethatthemethodofthecircuitdesigniscrect.ThispapersystematicallyintroducesthedesignmethodofMCVcontrollingcircuitsprovidesacompletedesignide
3、afthedesignofdisplaycircuit.Keywds:ProteusLEDclockcircuitI.INTRODUCTIONProteusisEDAsoftwaredevelopedbytheUKLabcenterCompanywhichcannotonlyrealizefundamentalcircuitsimulationbutalsosimulatedebugMCUperipheralcircuits.Witht
4、heProteuspowerfulsimulationcapabilitiesextensiveresourcelibrariesthedesignprocessofhardwarecircuitcanbeeffectivelysimplified.TheProteussimulationsoftwarecanbefirstlyusedinthedesignsimulationdebuggingofthehardwarecircuit.
5、Whentheresultsreachthedemthephysicalcircuitswouldbeenfinallysetupdebugged.Thismakessurenotonlyahigheffectivelowinvestedcircuitdesignbutalsoreducesthelosscausedbyburningofdebugginginpractice.Inadditionithasalsoprovidedane
6、ffectivedesignapproachfhardwarecircuitdesignunderscarceresourceconditionsinlabaty.II.HARDWAREDESIGN80C52isthecontrolcenterofthewholehardwarecircuit.POpinsconnectwithsixLEDnixietubesthroughtwolatches74HC573respectively.P2
7、.6P2.7inP2pinsof80C52respectivelycontrolthenixietubesegmentselectedbitedsignals.The“Key“connectswiththeP3.7pinwhichcanclearthedisplay.Sixnixietubesaredividedintothreegroupsfromlefttorightwhichpresentsrespectively:hour(Ho
8、ur_HHour_L)minute(Min_HMin_L)second(Sec_HSec_L)POpinsconnectwith74HC373throughexternalpullupresistsUsingtwolatchesismainlytosave80C52ptresourcesindertofacilitatefollowupdevelopmentofcircuitdesign.Peripheralcircuitsinclud
9、einputpowercircuitpowersupplyfiltercircuitresetcircuittheLEDindicatingcircuitsoon.Thewholehardwarecircuitshavebeendisplayedinfigure.oftimesettinghavingbeenuseddemonstratetheiradvantagesdisadvantagesindertoprovideatheetic
10、alreferencefthesoftwaredesigninfuture.KeilllVision2softwarecompilerinterfaceiscompiledsuccessfullydisplayedinFigure2(“0errs““0warnings“).Itgenerates.HEXhexadecimalfilefthenextstepofthesimulation.IV.SIMULATIONPHYSICALDISP
11、LAYUnderthecontrolofClanguagetoeachpinofMCU80C52afterthesuccessofKeil11Vision2softwarecompile.HEXhexadecimalfilegenerates.InProteus7.5simulationsoftwareaccdingtocircuitprinciplestructuredisplayedinFigure1itdrawsacomplete
12、circuit.Thendownloading.HEXfiletotheMCUobtainsthesimulationresultsasdisplayedinFigure3[41.Inthisfigure“7SEGMPX6CCBLUE“modulehasbeenedasthesixLEDnixietubesthefmertwobitsdisplay“hour“thedletwobitsdisplay“minute“thelasttwob
13、itsdisplay“second“.Whenpressingthebuttonkeythenixietubesdisplaywillbeclearedthenretiming.Changingthevalueoftimerdelayinprogramsitcanchangetheclockspeedrealizethefunctionofstopwatch.Indertofurtherverifytheaccuracyofprogra
14、mminghardwarecircuitdesignitobtainsthedisplayeffectivenessshowninFigure4throughdownloading.HEXfiletoMCU.FinallyitverifiesthecrectnessofwholecircuitdesignbyProteussimulationphysicaldisplay.Figure3.Proteussoftwaresimulatio
15、nV.CONCLUSIONThispaperhassystematicallystudiedMCUcontrollingelectronicclockcircuitfromtheperspectives:hardwarecircuitsoftwareprogrammingsoftwaresimulationphysicaldisplay.Thewholecircuitissimplefunctionexpabledisplayflexi
16、ble.Inthispaperitverifiesthecrectionofprogrammingdesigncircuitdesignthroughsoftwaresimulationphysicaldisplay.PuttingtheProteussimulationsoftwareintosimulationofMCUavoidsaseriesofprocessesinthetraditionaldirectlyapplyingh
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 畢業(yè)論文--dc-dc led驅(qū)動(dòng)電路設(shè)計(jì) (含外文翻譯)
- led驅(qū)動(dòng)電路設(shè)計(jì)【畢業(yè)論文】
- 畢業(yè)設(shè)計(jì)---基于proteus的led漢字顯示屏電路設(shè)計(jì)
- 基于proteus的單片機(jī)控制電子時(shí)鐘電路設(shè)計(jì)與仿真
- 基于proteus溫度控制電路設(shè)計(jì)與仿真
- 畢業(yè)論文---led音頻顯示電路設(shè)計(jì)與制作
- 電氣專業(yè)畢業(yè)論文外文翻譯--控制電路設(shè)計(jì)
- 接收機(jī)充電電路設(shè)計(jì)畢業(yè)論文(含外文翻譯)
- 節(jié)能型led驅(qū)動(dòng)電路設(shè)計(jì)外文翻譯
- 畢業(yè)論文-基于matlab組合邏輯電路設(shè)計(jì)和仿真說明書
- 基于89s52單片機(jī)的時(shí)鐘顯示電路設(shè)計(jì)畢業(yè)論文
- 有關(guān)led的畢業(yè)論文外文翻譯
- 畢業(yè)論文--基于fpga的串口通信電路設(shè)計(jì)
- 基于cpld的奇偶分頻電路設(shè)計(jì)【畢業(yè)論文】
- proteus仿真論文-動(dòng)態(tài)數(shù)碼管時(shí)鐘仿真
- 基于fpga的串口通訊電路設(shè)計(jì) 畢業(yè)論文
- 畢業(yè)論文----基于單片機(jī)的時(shí)鐘電路的設(shè)計(jì)
- 紅外遙控電路設(shè)計(jì)畢業(yè)論文
- 畢業(yè)設(shè)計(jì)(論文)基于matlab的rf電路設(shè)計(jì)與仿真
- 音頻放大電路設(shè)計(jì)畢業(yè)論文
評(píng)論
0/150
提交評(píng)論